PIC24FJ48GA004 configuration bits The configuration words set the oscillator and PLL, the watchdog, the debugger pins, brown-out reset and code protection: they are the last words of flash (from 0x0083FC), programmed with the code. Pick a setting and the word below updates; the starting values are the defaults in Microchip's device file, and an erased bit reads 1. In XC16 each setting is a #pragma config FNOSC = FRC line.
CONFIG2 · 0x83FC 0xFFFF default 0xFFFF IESO Internal External Switch Over Mode IESO mode (Two-Speed Start-up) disabled IESO mode (Two-Speed Start-up) enabled WUTSEL Wake-up timer Select Fast Wake-up Timer Legacy Wake-up Timer SOSCSEL Sec Oscillator Select Low Power Secondary Oscillator (LPSOSC) Default Secondary Oscillator (SOSC) FNOSC Oscillator Select Fast RC Oscillator (FRC) Fast RC Oscillator with PLL module (FRCPLL) Primary Oscillator (XT, HS, EC) Primary Oscillator with PLL module (HSPLL, ECPLL) Secondary Oscillator (SOSC) Low-Power RC Oscillator (LPRC) Fast RC Oscillator with Postscaler (FRCDIV) FCKSM Clock Switching and Monitor Clock switching is enabled, Fail-Safe Clock Monitor is enabled Clock switching is enabled, Fail-Safe Clock Monitor is disabled Clock switching and Fail-Safe Clock Monitor are disabled 3 (not named) OSCIOFNC Primary Oscillator Output Function OSC2/CLKO/RC15 functions as port I/O (RC15) OSC2/CLKO/RC15 functions as CLKO (FOSC/2) IOL1WAY IOLOCK Protection IOLOCK may be changed via unlocking seq Once IOLOCK is set, cannot be changed RES0 Reserved Reserved I2C1SEL I2C1 Pin Location Select Use alternate SCL1/SDA1 pins Use default SCL1/SDA1 pins POSCMOD Primary Oscillator Select EC Oscillator mode selected XT Oscillator mode selected HS Oscillator mode selected Primary oscillator disabled CONFIG1 · 0x83FE 0x7FFF default 0x7FFF SIGN Signature Bit Correct JTAGEN JTAG Port Enable JTAG port is disabled JTAG port is enabled GCP General Code Segment Code Protect Code protection is enabled for the entire program memory space Code protection is disabled GWRP General Code Segment Write Protect Writes to program memory are disabled Writes to program memory are allowed BKBUG Background Debug Device resets into Debug mode Device resets into Operational mode ICS Comm Channel Select Emulator EMUC3/EMUD3 pins are shared with PGC3/PGD3 Emulator EMUC2/EMUD2 pins are shared with PGC2/PGD2 Emulator EMUC1/EMUD1 pins are shared with PGC1/PGD1 FWDTEN Watchdog Timer Enable Watchdog Timer is disabled Watchdog Timer is enabled WINDIS Watchdog Timer Window Windowed Watchdog Timer enabled; FWDTEN must be 1 Standard Watchdog Timer enabled,(Windowed-mode is disabled) RES1 Reserved Reserved FWPSA WDT Prescaler Prescaler ratio of 1:32 Prescaler ratio of 1:128 WDTPS Watchdog Timer Postscaler 1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256 1:512 1:1,024 1:2,048 1:4,096 1:8,192 1:16,384 1:32,768 
BETA