LM2903 Specifications
Review LM2903 electrical specifications, operating conditions and package details.
Key specifications
An open-collector output needs a pull-up resistor. It sinks current instead of sourcing a HIGH level.
Package details
LM2903P · PDIP-8
| Property | Details |
|---|---|
| Manufacturer | Texas Instruments |
| Part number | LM2903P |
| Package | PDIP-8 |
| Connections | 8 pins |
| Mounting | Through-hole |
| Lead pitch | 2.54 mm |
| Package code | dip |
| Thermal reference | Board and package dependent; see manufacturer data |
Select the exact family member
This page uses classic LM2903 limits
Scroll sideways to see all columns.
| Parameter | Value | Conditions / notes |
|---|---|---|
| Through-hole order | LM2903P | PDIP-8 P |
| SMD order | LM2903DR | SOIC-8 D |
| Temperature grade | −40 to +125°C | Selected classic LM2903 orders |
| B revision | Not substituted here | Lower offset/bias and a different recommended maximum supply |
| V / AV versions | Not substituted here | Different voltage or accuracy limits |
| Reference section | TI SLCS005AH section 5.10 | Non-B LM2903 column; section 5.11 for switching |
No specifications match. Try a parameter name or a unit.
Part-family similarity does not make every electrical rating interchangeable.
Supply and input conditions
Classic LM2903, not LM2903B
Scroll sideways to see all columns.
| Parameter | Value | Conditions / notes |
|---|---|---|
| Recommended supply | 2–30 V | Example uses 5 V |
| Ambient range | −40 to +125°C | Manufacturer operating range |
| Input range at 25°C | 0 to VCC−1.5 V | Electrical table |
| Full-temperature input range | 0 to VCC−2 V | Use 0–3 V for this 5 V example |
| Input negative limit | Do not go below −0.3 V | Parasitic current can produce an incorrect output |
| Output HIGH | External pull-up required | Output transistor off does not itself create a voltage |
No specifications match. Try a parameter name or a unit.
Keep the example inputs in the full-temperature common-mode range.
Input accuracy and supply current
5 V and 25°C unless stated
Scroll sideways to see all columns.
| Parameter | Value | Conditions / notes |
|---|---|---|
| Input offset | 2 mV typical; 7 mV maximum | VCC = 5–30 V; specified common-mode/output condition |
| Offset over temperature | 15 mV maximum | −40 to +125°C |
| Input bias-current magnitude | 25 nA typical; 250 nA maximum | 500 nA maximum over temperature; source uses negative sign |
| Input offset current | 5 nA typical; 50 nA maximum | 200 nA maximum over temperature |
| Total supply current | 0.8 mA typical; 1 mA maximum | 5 V, no load, 25°C |
| Total current over temperature | 2.5 mA maximum | VCC = 30 V, no load |
| Large-signal gain | 25 V/mV minimum; 100 V/mV typical | VCC 15 V, output 1.4–11.4 V, RL ≥15 kΩ |
No specifications match. Try a parameter name or a unit.
Typical offset and bias values are not worst-case error bounds.
Collector output and response
Loading and overdrive matter
Scroll sideways to see all columns.
| Parameter | Value | Conditions / notes |
|---|---|---|
| LOW voltage at 4 mA | 150 mV typical; 400 mV maximum | 25°C; VID = −1 V |
| LOW voltage over temperature | 700 mV maximum | Same 4 mA condition |
| Output sink capability test | 6 mA minimum | VOL = 1.5 V; VID = −1 V; 25°C |
| HIGH leakage at 5 V | 0.1 nA typical; 50 nA maximum | 25°C; VID = 1 V |
| HIGH leakage over temperature | 1 µA maximum | Output at maximum supply |
| Small-signal response | 1.3 µs typical | 100 mV step, 5 mV overdrive; 5.1 kΩ pull-up, 15 pF |
| TTL-step response | 0.3 µs typical | Same manufacturer switching fixture |
No specifications match. Try a parameter name or a unit.
The DC explorer does not model propagation time, parasitic capacitance or output slew.
A 2 V threshold detector
Nominal 5 V teaching circuit
Scroll sideways to see all columns.
| Parameter | Value | Conditions / notes |
|---|---|---|
| Reference divider | 30 kΩ upper / 20 kΩ lower | 5 × 20/(30+20) = 2.00 V before loading |
| VIN | 1.50 V | IN+ pin 3; output initially LOW |
| External pull-up | 10 kΩ from OUT1 to +5 V | Output pin 1 |
| Illustrative LOW current | 0.485 mA | (5−0.15)/10 kΩ |
| Supply bypass | 100 nF | Between pins 8 and 4, locally |
| Unused comparator | IN+5 to GND; IN−6 to VREF | OUT2 pin 7 left open |
| Near-equality band | ±15 mV input offset allowance | Teaching uncertainty band, not hysteresis or complete error budget |
No specifications match. Try a parameter name or a unit.
Divider tolerance, bias current and supply error move the threshold.
Pins, layout and stress limits
LM2903P · PDIP-8
Scroll sideways to see all columns.
| Parameter | Value | Conditions / notes |
|---|---|---|
| Lead pitch | 2.54 mm | Through-hole; top view |
| Channel 1 | 3 IN+; 2 IN−; 1 OUT | Separate open collector |
| Channel 2 | 5 IN+; 6 IN−; 7 OUT | Separate open collector |
| Power | 8 VCC; 4 GND | Shared by both channels |
| Absolute supply maximum | 36 V | Stress rating; recommended maximum is 30 V |
| Absolute output voltage | −0.3 to +36 V | Observe current and thermal limits |
| Absolute output current | 20 mA | Not a recommended design current |
| Absolute junction / storage | 150°C / −65 to +150°C | Thermal design still depends on board and package |
No specifications match. Try a parameter name or a unit.
Follow manufacturer layout guidance and verify the actual package before fabrication.
Connections by function
Select a pin for its function, connection guidance and electrical notes.