MCP6002Dual low-power CMOS operational amplifier

Two analog channels from a small single supply.

Manufacturer-referenced

Microchip Technology · MCP6002-I/P

PDIP-8DS20001733L · 2020

MCP6002 contains two low-power CMOS operational amplifiers. It operates from a 1.8–6.0 V supply and supports rail-to-rail inputs and outputs, with actual output swing still dependent on the load and test conditions. Our 5 V example uses channel A as a gain-of-three amplifier and channel B as a voltage follower. A common 0.50 V input gives ideal outputs of 1.50 V and 0.50 V. VSS pin 4 is connected to ground, and 100 nF bypasses VDD pin 8 to that return. This page illustrates the industrial MCP6002-I/P and MCP6002-I/SN, rated from −40 to +85°C. Other packages and extended-temperature variants exist. The reference distinguishes the 6 V operating limit from electrical specifications measured at 1.8 V and 5.5 V.

Real View

MCP6002-I/P black package with silver leads and readable markings.

Pinout

MCP6002PDIP-8Top view

PCB Footprint

Loading footprint…

3D View

Preparing 3D preview…

8Physical pins MCP6002-I/PPDIP-8 Manufacturer-referencedMicrochip Technology

Pin diagram

Select a pin to explore its connection

Package map

Highlight

MCP6002PDIP-8Top view

Click a lead or use the arrow keys. Top view

PIN 1 · Analog outputs

OUT1

Analog output

Function

Channel A output.

How to connect

Return to IN1− through 20 kΩ; connect a high-impedance meter.

Key specifications

Use one supply and a common ground for both channels. Separate feedback paths set the gain and a local bypass keeps the supply loop short.

Supply range1.8–6.0 V

Typical bandwidth1 MHz · gain-bandwidth product

Industrial ambient−40–85 °C

Typical current100 µA · per amplifier

Operating profile

Supply, signals and operating conditions

MCP6002 operating profile
Parameter	Value	Conditions / notes
Selected package	PDIP-8	MCP6002-I/P
Independent channels	2	Separate feedback; shared rails
Example outputs	1.50 / 0.50	V · ideal A / B

Package details

MCP6002-I/P · PDIP-8

Selected package

Selected MCP6002 physical package
Property	Details
Manufacturer	Microchip Technology
Part number	MCP6002-I/P
Package	PDIP-8
Connections	8 pins
Mounting	Through-hole
Lead pitch	2.54 mm
Package code	dip
Thermal reference	Board and package dependent; see manufacturer data

Operating conditions

MCP6002 industrial grade

Manufacturer specifications 6 parameters

Scroll sideways to see all columns.

Parameter	Value	Conditions / notes
Supply span	1.8–6.0 V	VDD minus VSS
Selected ambient range	−40 to +85°C	MCP6002-I/P and MCP6002-I/SN
Input common-mode range	VSS − 0.3 V to VDD + 0.3 V	Within manufacturer voltage/current conditions
Example supply	5 V and ground	VDD8 = 5 V; VSS4 = 0 V
Specification test endpoints	1.8 V and 5.5 V	Other min/max parameters are not automatically guaranteed at 6 V
Local bypass	100 nF	Short connection between VDD and VSS

Rail-to-rail operation does not mean unlimited input current or zero output headroom.

DC characteristics

25°C unless otherwise stated

Manufacturer specifications 8 parameters

Scroll sideways to see all columns.

Parameter	Value	Conditions / notes
Input offset voltage	±4.5 mV maximum	VCM = VSS; current date-code specification
Input offset drift	±2 µV/°C typical	−40 to +125°C characterization
Input bias current	±1 pA typical	19 pA typical at +85°C
Input offset current	±1 pA typical	Room-temperature condition
Common-mode rejection	60 dB minimum; 76 dB typical	VDD = 5 V; VCM from −0.3 to 5.3 V
Open-loop gain	88 dB minimum; 112 dB typical	VOUT from 0.3 V to VDD − 0.3 V; VCM = VSS
Output swing limits	VSS + 25 mV to VDD − 25 mV	VDD = 5.5 V; 10 kΩ to midsupply; 0.5 V input overdrive
Quiescent current per amplifier	100 µA typical; 170 µA maximum	VDD = 5.5 V; unloaded; VCM = 5 V

The output swing test is a specific loading condition. Two amplifiers typically draw about 200 µA before external load current.

Dynamic and noise performance

Typical values; manufacturer AC conditions

Manufacturer specifications 6 parameters

Scroll sideways to see all columns.

Parameter	Value	Conditions / notes
Gain-bandwidth product	1 MHz	Small-signal behavior
Slew rate	0.6 V/µs	Large-signal limit
Phase margin	90°	Unity gain; CL = 60 pF
Input voltage noise density	28 nV/√Hz	1 kHz
Low-frequency voltage noise	6.1 µV peak-to-peak	0.1–10 Hz
Input current noise density	0.6 fA/√Hz	1 kHz

A 1 MHz gain-bandwidth product is not a promise of a full-scale 1 MHz output.

Stress and layout notes

Keep operating and absolute limits distinct

Manufacturer specifications 6 parameters

Scroll sideways to see all columns.

Parameter	Value	Conditions / notes
Supply absolute maximum	7.0 V	Normal operation: 1.8–6.0 V
Analog-input current limit	±2 mA absolute maximum	Use the specified protection network when inputs can exceed the rails
Output / supply-pin current	±30 mA absolute maximum	Not a guaranteed usable output-drive rating
Storage	−65 to +150°C	Unpowered
Unused amplifier	Configure with stable negative feedback	Do not leave inputs floating
Source and board leakage	Keep high-impedance nodes clean	Temperature and contamination increase error

Absolute ratings are stress boundaries, not normal design targets.

Two-channel amplifier example

5 V single supply · common ground

Manufacturer specifications 7 parameters

Scroll sideways to see all columns.

Parameter	Value	Conditions / notes
Input VIN	0.50 V	Pins 3 and 5; common signal ground
Channel A feedback	20 kΩ	OUT1 pin 1 to IN1− pin 2
Channel A ground resistor	10 kΩ	IN1− pin 2 to 0 V
Channel A ideal output	1.50 V	0.50 × (1 + 20 / 10)
Channel B feedback	Direct connection	OUT2 pin 7 to IN2− pin 6
Channel B ideal output	0.50 V	Unity-gain follower
Bypass capacitors	100 nF	VDD pin 8 to ground pin 4

The supply return and signal ground are common. Keep the bypass loop short.

Physical pin reference

MCP6002-I/P · PDIP-8

Manufacturer specifications 5 parameters

Scroll sideways to see all columns.

Parameter	Value	Conditions / notes
Lead pitch	2.54 mm	Through-hole
Channel A	OUT1 1; IN1− 2; IN1+ 3	Independent feedback loop
Channel B	IN2+ 5; IN2− 6; OUT2 7	Independent feedback loop
Supply	VSS 4; VDD 8	Shared by both channels
Package orientation	Top view; pin 1 at the marker	Counterclockwise numbering

This dual-amplifier pinout differs from single amplifiers such as TL081 or LM741.

Connections by function

Select a pin for its function, connection guidance and electrical notes.

Analog outputs2 pins

Analog inputs4 pins

Ground1 pin

Supply1 pin

MCP6002 working principle: illustrated functional stages, basic circuit and connections — Select the diagram to read it at full resolution.

How it works

3 stages · Explore one step at a time

Step 1 / 3

Compare each input pair

The CMOS inputs have very low typical bias current at room temperature. Leakage increases with temperature, and board contamination or high source impedance can dominate the error.

Step 2 / 3

Set two different gains

Channel A uses 20 kΩ feedback and 10 kΩ to the 0 V midpoint, giving a gain of three. Channel B directly feeds its output back to its negative input, giving unity gain.

Step 3 / 3

Check headroom and speed

With a 0.50 V input, the ideal outputs are 1.50 V and 0.50 V. Real output also depends on input offset, resistor accuracy, loading, noise and signal frequency.

MCP6002-I/P on 5 V supply. VIN 0.50 V connects to pins 3 and 5. Pin 1 feeds pin 2 through 20 kΩ; 10 kΩ joins pin 2 to 0 V. Pin 7 joins pin 6 directly. 100 nF bypasses VDD8 to ground4. — All VIN labels share one signal. All ground symbols are connected to VSS pin 4.

Connect it, step by step

Follow the component values and pin connections

Connect power

Use +5 V at VDD pin 8 and ground at VSS pin 4, with 100 nF between them.

Wire the feedback

Add the 20 kΩ / 10 kΩ network to channel A and join pins 7 and 6 for channel B.

Read both outputs

At a nominal input of 0.50 V, expect about 1.50 V from A and 0.50 V from B under light DC loading.

Two CMOS-input amplifier channels inside a compact MCP6002 IC. A: positive 3, negative 2, output 1. B: positive 5, negative 6, output 7. Shared supplies 8 and 4. — Functional cutaway; internal compensation is included. External feedback sets the gain.

Explore the circuit

Select a stage to see its role and connections

Input stages

The CMOS inputs have very low typical bias current at room temperature. Leakage increases with temperature, and board contamination or high source impedance can dominate the error.

Gain and compensation

Each channel has an internal voltage-gain path and frequency compensation.

Output drivers

Each amplifier has a rail-to-rail output stage. Output swing is not exactly equal to the rails, especially as output current rises.

Selected packagePDIP-8MCP6002-I/P

Physical connections8 pinsPackage-specific numbering

Reference collection7 tables38 parameters & pin functions