Skip to datasheet
Dual operational transconductance amplifier

LM13700 Specifications

Review LM13700 electrical specifications, operating conditions and package details.

Package view

Key specifications

The OTA controls output current. A load resistor supplies the current-to-voltage conversion; the optional buffer is a separate stage.

Independent OTAs2 plus two separate buffers
Recommended total rail span9.5–32 V
Typical transconductance9.6 mS at IABC = 500 µA
Operating grade0–70 °C

Operating profile

Supply, signals and operating conditions

LM13700 operating profile
ParameterValueConditions / notes
Selected packagePDIP-16LM13700N
Example differential signal±2mV peak
Example gain≈17.4V/V · typical calculation
Use these values with the stated grade and test conditions.

Package details

LM13700N · PDIP-16

Selected package
Selected LM13700 physical package
PropertyDetails
ManufacturerTexas Instruments
Part numberLM13700N
PackagePDIP-16
Connections16 pins
MountingThrough-hole
Lead pitch2.54 mm
Package codePDIP-16
Thermal referenceSee operating and package limits

Supplies and limits

Recommended conditions and absolute ratings

Scroll sideways to see all columns.

ParameterValueConditions / notes
Recommended total supply9.5–32 VSingle-supply configuration
Recommended split supplies±4.75 to ±16 VSymmetric dual-supply configuration
Example supply+15 V / GND / −15 V30 V total rail span
Operating temperature0 to +70°CCommercial grade
Absolute supply limit36 V total / ±18 VStress limit, not the operating target
Absolute IABC / diode current2 mA eachExternal current limiting is required
Absolute buffer output current20 mAAlso constrained by package dissipation

Circuit GND is the midpoint of the split supply; it is not the V− pin.

OTA characteristics

±15 V, 25°C, IABC = 500 µA unless noted

Scroll sideways to see all columns.

ParameterValueConditions / notes
Forward transconductance6.7–13 mS; 9.6 mS typical5.4 mS minimum over specified temperature
Channel gm tracking0.3 dB typicalManufacturer reference conditions
Input offset0.4 mV typical; 4 mV maximumManufacturer specified-temperature condition
Input bias current0.4 µA typical; 5 µA maximum1 µA typical / 8 µA maximum over temperature
Input resistance26 kΩ typical; 10 kΩ minimumReference test conditions
Common-mode input range±12 V minimum; ±13.5 V typicalWith ±15 V rails
Peak output current500 µA typical; 350–650 µAIABC = 500 µA, RL = 0
Supply current2.6 mA typicalBoth channels, IABC = 500 µA

Typical transconductance and example gain are not guaranteed exact values.

Signal behavior

OTA and buffer are different stages

Scroll sideways to see all columns.

ParameterValueConditions / notes
Small-signal equationIOUT ≈ gm × (VIN+ − VIN−)Without the linearizing diodes, use a few millivolts differential
Typical gm at 25°CApproximately 19.2 × IABCIABC in amperes gives gm in siemens
Current-to-voltage conversionVOUT ≈ IOUT × RLValid while output swing and current remain in range
Open-loop bandwidth2 MHz typicalNot a guaranteed closed-loop bandwidth for every circuit
Slew rate50 V/µs typicalUnity-gain compensated test
Separate buffersDarlington emitter followersInput must be connected externally; output has a level shift
Buffer loadBias toward V− when usedManufacturer buffer test uses 5 kΩ to V−

The LM13700 is not a pin-compatible replacement for a conventional dual voltage op amp.

Small-signal gain experiment

One OTA with an unbuffered resistive output

Scroll sideways to see all columns.

ParameterValueConditions / notes
V+11 / V−6+15 V / −15 V100 nF bypass from each rail to GND
IABC A1150 kΩ to GNDApproximately 90.7 µA at the assumed bias voltage
IN+ A3 / IN− A4±2 mV sine / GND1 kHz, zero DC offset
OUT A510 kΩ to GND plus high-impedance scopeScope input capacitance affects high-frequency response
DIODE A2 and B15OpenLinearizing diodes unused in this experiment
BUF IN A7 and B10GNDBUF OUT A8 and B9 left open
Unused channel BIN−13 and IN+14 to GNDIABC B16 and OUT B12 open
All source returnsCircuit GNDThe split-supply midpoint, not −15 V

This is an explanatory circuit, not a running simulation. Offset and bias currents may add a DC output offset.

Gain calculation

Nominal 25°C example

Scroll sideways to see all columns.

ParameterValueConditions / notes
Bias pin estimateV− + 2 VBE ≈ −13.6 VAssume VBE ≈ 0.7 V
Bias current13.6 V / 150 kΩ ≈ 90.7 µAResistor goes from GND to IABC A1
Transconductance19.2 × 90.7 µA ≈ 1.74 mSTypical small-signal approximation
Voltage gain1.74 mS × 10 kΩ ≈ 17.4 V/VAbout 24.8 dB
Signal output2 mV peak × 17.4 ≈ 34.8 mV peakExcludes DC offset and tolerances
Use 300 kΩ insteadApproximately 8.7 V/VLower bias reduces gain
Use 100 kΩ insteadApproximately 26.1 V/VHigher bias increases gain

Changing temperature, resistor tolerance, junction voltage or the actual gm changes these results.

Using the linearizing diodes

Advanced input conditioning

Scroll sideways to see all columns.

ParameterValueConditions / notes
PurposeReduce transfer nonlinearityThe diodes must be biased with current
Diode current requirementID greater than twice input signal currentUse the manufacturer circuit and input attenuation
Manufacturer VCA exampleAbout 1 mA diode bias13 kΩ from +15 V, approximate 0.7 V diode node
Input amplitudeAttenuate before the OTAA large differential voltage clips or distorts without suitable conditioning
Control-voltage conversionResistor feeds IABC from a control voltageInclude the V− + 2 VBE bias-pin offset
Buffer wiringOUT5 to BUF IN7 only when intendedThis connection is external, not inside the IC

The simple illustrated circuit deliberately leaves the diodes and buffers unused to isolate the gm principle.

Packages and ordering

LM13700N · PDIP-16

Scroll sideways to see all columns.

ParameterValueConditions / notes
SOIC-16LM13700M/NOPB; LM13700MX/NOPBListed in TI ordering appendix dated 10 November 2025
PDIP-16LM13700NHistorical package documented in the datasheet; not listed in that current appendix
Pin mapSame 16 physical functionsTop view, pin 1 at the notch end
Body / pitchPDIP: 19.304 × 6.35 mm / 2.54 mmSOIC: 9.90 × 3.91 mm / 1.27 mm
Footprint provenanceOriginal TEP editable land patternsVerify the exact mechanical drawing and assembly process

Legacy package visualization is not a claim of current availability.

Connections by function

Select a pin for its function, connection guidance and electrical notes.

Gain-control current2 pins

Linearizing diodes2 pins

Differential input4 pins

OTA current output2 pins

Supply2 pins

Independent buffers4 pins

Read the conditions with every value

Typical values describe stated test conditions. Absolute maximum ratings are stress limits, not operating targets.

Official PDF datasheet

Component view