Skip to datasheet
High-speed CAN transceiver with VIO

MCP2562 Reference Tables

Search the MCP2562 pin reference and manufacturer-referenced specification tables.

Package view
Selected packagePDIP-8MCP2562-E/P
Physical connections8 pinsPackage-specific numbering
Reference collection7 tables42 parameters & pin functions

Pin reference

Signal names, electrical functions and connection guidance

PDIP-8
Physical pin numbers8 pins

Scroll within the table to see all columns and rows.

MCP2562 pin functions and connections
PinSignalTypeFunction & connection
TXDTransmit data inputLOW requests a dominant bus state; HIGH releases the bus to recessive unless another node is dominant.
Connection guidance

Connect to the CAN controller TX output.

Internal pull-up to VIO; prolonged LOW invokes dominant timeout.

VSSGroundSupply and logic reference.
Connection guidance

Join controller ground and the intended bus reference.

VDDBus-side supplyPowers the transmitter and receiver.
Connection guidance

Use 4.5–5.5 V; bypass locally with 100 nF to VSS.

RXDReceive data outputLOW reports a dominant bus, HIGH a recessive bus in Normal mode. Standby reception is filtered.
Connection guidance

Connect to CAN controller RX.

Output HIGH level follows VIO, not the 5 V bus supply.

VIODigital I/O supplySets the voltage domain for TXD, RXD and STBY.
Connection guidance

Connect to the controller I/O supply, 1.8–5.5 V, and bypass with 100 nF.

This pin is VIO on MCP2562; MCP2561 has SPLIT here instead.

CANLCAN low bus terminalLow-going side of the differential bus during a dominant bit.
Connection guidance

Connect to CANL in the twisted pair.

CANHCAN high bus terminalHigh-going side of the differential bus during a dominant bit.
Connection guidance

Connect to CANH in the twisted pair.

STBYOperating-mode inputLOW selects Normal mode; HIGH selects Standby with a filtered low-power receiver.
Connection guidance

Hold LOW for the example, or control from a VIO-compatible GPIO.

Internal pull-up favors standby if left open; drive explicitly.

PDIP-8 · Top view · Select a pin number to open its interactive pinout.

Logic and mode behavior

LOW / HIGH relative to VIO

Manufacturer-referenced values6 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Normal, TXD LOWDriver requests dominantSTBY LOW; RXD LOW if dominant is established
Normal, TXD HIGHDriver releases to recessiveAnother node may still force dominant
Normal, bus dominantRXD LOWReceiver reflects differential bus state
Normal, bus recessiveRXD HIGHReceiver output is referenced to VIO
StandbyDriver disabled; filtered receptionSTBY HIGH; LOW on RXD indicates wake-up activity
Unpowered / brownoutBus driver high impedanceObserve specified supply sequencing and thresholds

The mode input has an internal pull-up. Do not leave it floating when Normal mode is intended.

Operating and logic limits

Selected E grade · −40 to +125°C

Manufacturer-referenced values8 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
VDD4.5–5.5 VBus transmitter and receiver supply
VIO1.8–5.5 VTXD, RXD and STBY voltage domain
Input HIGH≥ 0.7 × VIOTXD and STBY
Input LOW≤ 0.3 × VIOTXD and STBY
RXD HIGH≥ VIO − 0.4 V−1 mA output current
RXD LOW≤ 0.4 V4 mA output current
Normal VDD current5 mA typ. / 10 mA max. recessive45 mA typ. / 70 mA max. dominant; 60 Ω load
Standby total5 µA typical / 15 µA maximumMCP2562; includes IIO

Typical values describe nominal behavior and are not guaranteed limits.

Differential voltage levels

VDD 4.5–5.5 V; stated load conditions

Manufacturer-referenced values7 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
CANH dominant3.5 V typical2.75–4.5 V; differential load 50–65 Ω
CANL dominant1.5 V typical0.5–2.25 V; differential load 50–65 Ω
Dominant differential output2.0 V typical; 1.5–3.0 VCANH − CANL; load 50–65 Ω
Recessive outputVDD / 2 typical on each lineNo load; differential voltage near zero
Normal receiver recessive−1.0 to +0.5 V differentialSpecified bus common-mode conditions
Normal receiver dominant+0.9 V to VDD differentialTransition region between 0.5 and 0.9 V
Receiver common-mode characterization−12 to +12 VProduction tested from −2 to +7 V; see manufacturer note

Voltage states are bus conditions, not separate logic supply levels.

Timing and protection

Electrical table conditions apply

Manufacturer-referenced values7 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Bit rate14.4 kbit/s to 1 Mbit/sDominant timeout constrains very slow traffic
TXD LOW → bus dominant70 ns maximumPropagation, specified test load
TXD HIGH → bus recessive125 ns maximumPropagation, specified test load
Bus dominant → RXD LOW70 ns maximumNormal mode
Standby wake-up filter1 µs typical; 0.5–4 µsNot the Normal-mode data path
Dominant timeout1.25 ms typicalTXD must return HIGH to release transmitter lockout
Thermal shutdown175°C typical junctionProtection threshold, not a permitted operating temperature

Protection does not replace a network-specific transient, grounding or isolation design.

3.3 V controller connection

A CAN controller is required

Manufacturer-referenced values7 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
VDD3+5 V with 100 nF to GNDKeep bypass close to supply pins
VIO5+3.3 V with 100 nF to GNDSame rail as controller I/O
VSS2Common referenceJoin controller ground
TXD1 / RXD4CAN_TX / CAN_RXUse the controller’s CAN peripheral, not UART
STBY8GND in the always-on exampleUse a GPIO if standby is required
CANH7 / CANL6Twisted pair to other CAN nodesKeep topology and stubs appropriate to bit rate
Termination120 Ω at each physical cable endTwo parallel end loads are nominally 60 Ω

Another active node must share timing and acknowledge valid frames.

Packages and stress ratings

MCP2562-E/P · PDIP-8

Manufacturer-referenced values7 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
PDIP-8 P2.54 mm lead pitchThrough-hole version shown
SOIC-8 SN1.27 mm lead pitchNarrow SMD version shown
Selected grade E−40 to +125°C ambientH grade reaches +150°C; not selected here
VDD / VIO absolute maximum7 VNormal operation ends at 5.5 V
Bus pins absolute DC range−58 to +58 VStress rating, not receiver operating common mode
Storage range−55 to +150°CUnpowered
MCP2561 differencePin 5 is SPLIT, not VIODo not substitute its wiring for MCP2562

Use the exact ordering code and current manufacturer drawing when reviewing PCB lands.

Read each value with its conditions

Typical values describe the stated test conditions. Absolute maximum ratings are stress limits, not operating targets.

Microchip Technology · DS20005167C · 2014
Official PDF datasheet

Component view