Skip to datasheet
Dual rail-to-rail CMOS operational amplifier

MCP6022 Specifications

Review MCP6022 electrical specifications, operating conditions and package details.

Package view

Key specifications

Use independent feedback for each channel, common supply decoupling and clean high-impedance nodes. Allow for source and output loading even in a rail-to-rail circuit.

Supply range2.5–5.5 V
Gain bandwidth10 MHz typical
Voltage noise8.7 nV/√Hz at 10 kHz · typical
Industrial range−40 to +85 °C

Operating profile

Supply, signals and operating conditions

MCP6022 operating profile
ParameterValueConditions / notes
Selected packagePDIP-8MCP6022-I/P
Independent channels2Separate feedback; shared rails
Example outputs1.50 / 0.50V · ideal A / B
Use these values with the stated grade and test conditions.

Package details

MCP6022-I/P · PDIP-8

Selected package
Selected MCP6022 physical package
PropertyDetails
ManufacturerMicrochip Technology
Part numberMCP6022-I/P
PackagePDIP-8
Connections8 pins
MountingThrough-hole
Lead pitch2.54 mm
Package codePDIP-8
Thermal referenceSee operating and package limits

Operating conditions

MCP6022-I/P and MCP6022-I/SN

Scroll sideways to see all columns.

ParameterValueConditions / notes
Supply span2.5–5.5 VVDD minus VSS
Industrial ambient range−40 to +85°CSelected I-grade parts
Input common-mode intervalVSS − 0.3 V to VDD + 0.3 VInput voltage and current protection limits still apply
Example railsVDD8 = 5 V; VSS4 = 0 VSupply return is also signal ground
Typical current per amplifier1.0 mA0.5 mA minimum; 1.35 mA maximum, unloaded at 25°C
Nominal two-channel current2.0 mABefore external load current
No VREF or chip-select pinMCP6022 has two amplifiersDo not apply MCP6021/6023 single-amplifier pin functions

Unless stated otherwise, electrical values follow the manufacturer 25°C, 2.5–5.5 V, midsupply signal and 10 kΩ-to-midsupply test conditions.

Input accuracy and output swing

Industrial grade · 25°C unless stated

Scroll sideways to see all columns.

ParameterValueConditions / notes
Input offset voltage±500 µV maximumVCM = 0 V; selected industrial grade
Typical offset drift±3.5 µV/°CCharacterized over −40 to +125°C
Input bias current1 pA typicalRoom temperature
Bias current at +85°C30 pA typical; 150 pA maximumIndustrial temperature parts
Input offset current±1 pA typicalRoom temperature
CMRR over full common-mode range74 dB minimum; 90 dB typicalVDD = 5 V; VCM = −0.3 to 5.3 V
Supply rejection74 dB minimum; 90 dB typicalVCM = 0 V
Open-loop gain90 dB minimum; 110 dB typicalVCM = 0; VOUT = VSS + 0.3 to VDD − 0.3 V
Output swing endpointsVSS + 15 mV to VDD − 20 mV10 kΩ to midsupply; 0.5 V differential overdrive

The swing test uses input overdrive; do not treat its endpoints as precision closed-loop headroom at arbitrary load.

Speed and noise

Typical values at manufacturer AC conditions

Scroll sideways to see all columns.

ParameterValueConditions / notes
Gain-bandwidth product10 MHzClosed-loop bandwidth depends on noise gain
Slew rate7.0 V/µsLarge-signal slope limit
Phase margin65°Gain +1; CL = 60 pF
Settling to 0.2%250 nsGain +1; 100 mV peak-to-peak output
Voltage-noise density8.7 nV/√Hz10 kHz
Integrated low-frequency noise2.9 µV peak-to-peak0.1–10 Hz
Current-noise density3 fA/√Hz1 kHz
THD + noise0.00053%1 kHz; gain +1; VDD 5 V; output 0.25–3.25 V; 22 kHz bandwidth

Small-signal bandwidth, large-signal slew and settling describe different limitations.

Supply and feedback layout

A fast CMOS amplifier needs short loops

Scroll sideways to see all columns.

ParameterValueConditions / notes
Local bypass100 nF in the exampleManufacturer recommends 10–100 nF within 2 mm of VDD
Nearby bulk storage1 µF or largerWithin 100 mm; may be shared by nearby analog parts
Feedback networkShort routes around each input/output pairThe 20 kΩ / 10 kΩ example is a low-frequency demonstration
Parasitic capacitanceCheck feedback resistance against input and board capacitanceHigh-frequency noise gain can rise and phase margin can fall
Capacitive loadsChoose an isolation network for the actual loadDo not assume stable direct drive of long cables
Input leakageClean high-impedance nodesTemperature, moisture and contamination increase errors
Unused channelStable negative feedback to a valid referenceDo not leave its inputs floating

Use the manufacturer capacitive-load and feedback-capacitance guidance for high-frequency designs.

Stress limits and grade distinction

Absolute ratings are not normal operating targets

Scroll sideways to see all columns.

ParameterValueConditions / notes
Absolute supply7.0 VNormal operating upper limit is 5.5 V
Analog-input current±2 mA absolute maximumProvide the specified protection if inputs can exceed safe voltage limits
Output / supply-pin current±30 mA absolute maximumNot a recommended continuous load current
Junction / storage150°C maximum / −65 to +150°CDo not substitute these for ambient operating limits
Extended E-grade offset±250 µV at 25°C, VDD 5 V, VCM 0 VA different grade; not used as the I-grade limit here
Extended E-grade ambient−40 to +125°CThe selected I-grade page uses −40 to +85°C

Power dissipation and board thermal conditions can constrain usable current before an absolute limit is reached.

Two-channel amplifier example

5 V single supply · common ground

Scroll sideways to see all columns.

ParameterValueConditions / notes
Input VIN0.50 VPins 3 and 5; common signal ground
Channel A feedback20 kΩOUT1 pin 1 to IN1− pin 2
Channel A ground resistor10 kΩIN1− pin 2 to 0 V
Channel A ideal output1.50 V0.50 × (1 + 20 / 10)
Channel B feedbackDirect connectionOUT2 pin 7 to IN2− pin 6
Channel B ideal output0.50 VUnity-gain follower
Bypass capacitors100 nFVDD pin 8 to ground pin 4
Bulk bypass1 µF minimumNearby between +5 V and GND; may be shared

The supply return and signal ground are common. Keep the bypass loop short.

Physical pin reference

MCP6022-I/P · PDIP-8

Scroll sideways to see all columns.

ParameterValueConditions / notes
Lead pitch2.54 mmThrough-hole
Channel AOUT1 1; IN1− 2; IN1+ 3Independent feedback loop
Channel BIN2+ 5; IN2− 6; OUT2 7Independent feedback loop
SupplyVSS 4; VDD 8Shared by both channels
Package orientationTop view; pin 1 at the markerCounterclockwise numbering

This dual-amplifier pinout differs from single amplifiers such as TL081 or LM741.

Connections by function

Select a pin for its function, connection guidance and electrical notes.

Analog outputs2 pins

Analog inputs4 pins

Ground1 pin

Supply1 pin

Read the conditions with every value

Typical values describe stated test conditions. Absolute maximum ratings are stress limits, not operating targets.

Official PDF datasheet

Component view