Skip to datasheet
The Engineering ProjectsAI Interactive Datasheet

NE556Dual bipolar timer

Two independent clocks. One compact IC.

Manufacturer-referenced

Texas Instruments · NE556N

PDIP-14SLFS023I · March 2025

NE556 combines two independently controlled timer circuits in a 14-pin IC. Each channel has its own trigger, threshold, control, reset, output and discharge contact; only the power rails are shared. External resistors and capacitors set a repeating waveform or a single timed pulse. Our two-clock example makes the difference visible: channel 1 cycles slowly while channel 2 runs about ten times faster. The package switch compares NE556N through-hole PDIP-14 with NE556DR SOIC-14. Select any pin to inspect its function, or adjust the two timing networks below to explore the calculated results.

3D View

Preparing 3D preview…
3D packageDrag to rotate · Scroll to zoom

Real View

NE556N black package with silver leads and readable markings.
NE556N · PDIP-14Package illustration

Pinout

NE556NPDIP-14Top view
Select a pin to see its functionPDIP-14 · 14 pins

PCB Footprint

Loading footprint…
Powered by
Finding PDIP-14 packageTop view · mm
Outputs and dischargeTiming inputsReset and controlShared supply
NE556NPDIP-14Top view

Click a lead or use the arrow keys. Top view

1
PIN 1 · Outputs and discharge

1DISCH

Open-collector discharge

Function

Discharges the external timing capacitor when this channel is LOW.

How to connect

Connect to the junction of RA and RB.

Electrical note

This is a switching node, not a second push-pull output.

At a glance

Dual bipolar timer

Choose a separate RC network for each timer. Reset can stop either channel while the other continues.

4.5–16 VRecommended supply
2 Separate timing networksIndependent timers
0–70 °C · NE gradeAmbient range
14 PDIP / SOICPhysical contacts

Operating profile

NE556N

Selected package
PDIP-14NE556N · 14 pins
Nominal timing window
⅓ → ⅔ VCCUnmodulated control input
Two-clock example
0.69 / 6.87 HzIdeal steady-state calculation

Operating conditions

Key parameters and their test conditions

Supply
4.5–16 VConditions / notes: Recommended operating range
Ambient temperature
0 to +70°CConditions / notes: NE556N / NE556DR
Output loading
Up to ±200 mA specifiedConditions / notes: Check output drop and package dissipation; not a promise of rail-to-rail swing
Example supply
5 VConditions / notes: Common to both channels
Local decoupling
100 nFConditions / notes: Directly across pins 14 and 7

Package details

Follows the selected physical package

Manufacturer
Texas Instruments
Part number
NE556N
Package
PDIP-14
Connections
14 pins
Mounting
Through-hole
Lead pitch
2.54 mm
Package code
dip
Thermal reference
Board and package dependent; see manufacturer data

Connections by function

Select a pin to open its function, electrical notes and wiring guidance.

Outputs and discharge4 pins

Timing inputs4 pins

Reset and control4 pins

Shared supply2 pins

Values apply to the stated grade and conditions. Absolute maximum ratings are stress limits.SLFS023I · March 2025

Charge a timing capacitor

With the discharge switch open, each capacitor charges through its RA + RB network. The output remains HIGH until the upper threshold is reached.

Discharge and repeat

The latch then drives the output LOW and connects DISCH to ground. The capacitor discharges through RB until the lower threshold starts another cycle.

Run both channels independently

The two networks share power, not a clock. Using 10 µF for channel 1 and 1 µF for channel 2 with equal resistors gives approximately a ten-to-one frequency ratio. They are not synchronized.

The calculator shows nominal steady-state timing. Capacitor leakage, tolerances, trigger conditions, load and supply noise affect a real circuit.

Two timing networks. Two waveforms.

Adjust each channel and compare its ideal steady-state timing.

RC timing calculator

Timer 1 OUT · pin 5

——
0
——

Timer 2 OUT · pin 9

——
0
——

Supply: 5 V. Each graph uses its own time scale. Nominal astable timing, not an electrical simulation. Output amplitudes, tolerances, leakage, startup and loading are not modeled. Both RESET inputs are assumed HIGH; CONT is unmodulated.

A compact NE556 cutaway shows two comparator and latch paths, each with its own output driver and discharge switch; both share VCC14 and GND7.
Functional cutaway, not a transistor-level die schematic.
NE556N powered from5V. RA1 andRA2are10kΩ; RB1 andRB2are100kΩ. Timer1 ties2and6to10µF; timer2ties8and12to1µF. Reset4and10tiedhigh; control3and11bypassed10nF. Scopeobservesoutputs5and9.
Matching net labels are connected. Every ground symbol is the same return.

Pin reference

Select a pin to explore its function and connection.

14 pins
PinSignalTypeFunction
1DISCHOpen-collector dischargeDischarges the external timing capacitor when this channel is LOW.
1THRESThreshold inputEnds the HIGH interval when the timing node exceeds the upper reference.
1CONTControl voltageSets the comparator reference for timer 1.
1RESETActive-low resetForces this output LOW and turns on its discharge switch.
1OUTPush-pull outputTimer 1 output, independent of the other channel.
1TRIGTrigger inputStarts the HIGH interval when the input falls below the lower reference.
GNDGroundCommon return for both channels.
2TRIGTrigger inputStarts the HIGH interval when the input falls below the lower reference.
2OUTPush-pull outputTimer 2 output, independent of the other channel.
2RESETActive-low resetForces this output LOW and turns on its discharge switch.
2CONTControl voltageSets the comparator reference for timer 2.
2THRESThreshold inputEnds the HIGH interval when the timing node exceeds the upper reference.
2DISCHOpen-collector dischargeDischarges the external timing capacitor when this channel is LOW.
VCCSupplyPositive supply shared by the two timers.
PDIP-14 · Top view · Select a pin number to inspect its connection.

Operating conditions

NE556 grade

ParameterValueConditions / notes
Supply4.5–16 VRecommended operating range
Ambient temperature0 to +70°CNE556N / NE556DR
Output loadingUp to ±200 mA specifiedCheck output drop and package dissipation; not a promise of rail-to-rail swing
Example supply5 VCommon to both channels
Local decoupling100 nFDirectly across pins 14 and 7

Recommended operation is distinct from absolute stress limits.

Thresholds and output levels

25°C · stated test conditions

ParameterValueConditions / notes
Trigger at 5 V1.67 V typical; 1.1–2.2 V limitsEach channel
Threshold at 5 V3.3 V typical; 2.4–4.2 V limitsEach channel
LOW output0.1 V typical; 0.25 V maximum5 V supply; sinking 5 mA
HIGH output3.3 V typical; 2.75 V minimum5 V supply; sourcing 100 mA
Supply current6 mA typical; 12 mA maximum5 V; outputs LOW; no external load

These test points must not be extrapolated to every load or temperature.

Timing equations

Nominal RC relationships

ParameterValueConditions / notes
Astable HIGHln(2) × (RA + RB) × CCapacitor charges through both resistors
Astable LOWln(2) × RB × CCapacitor discharges through RB
Frequency1 / [ln(2) × (RA + 2RB) × C]Use Ω, F and seconds
HIGH duty cycle(RA + RB) / (RA + 2RB)Above 50% in the ordinary two-resistor circuit
Monostable pulseApproximately 1.1 × R × CTrigger must return HIGH before the timing interval ends

Ideal ratios assume unmodulated CONT. The initial power-on interval differs from steady-state cycles.

Two-clock circuit

5 V · independent outputs

ParameterValueConditions / notes
RA1 / RA210 kΩVCC to respective DISCH pin
RB1 / RB2100 kΩDISCH to respective timing node
C110 µFTiming node 1 to GND; positive terminal to timing node
C21 µFTiming node 2 to GND; positive terminal to timing node
Nominal f1 / f20.687 Hz / 6.87 HzIdeal values; component tolerances omitted
HIGH duty cycle52.38%Both channels
Control bypass10 nF per channelPins 3 and 11 to GND
ResetPins 4 and 10 to +5 VNeither input floats

The illustrated scope is a high-impedance load. Use a series resistor for any LED.

Control behavior

Applied independently to each timer

ParameterValueConditions / notes
RESET LOWOUT LOW; DISCH conductingOverrides other inputs
TRIG below lower referenceOUT HIGH; DISCH openWhen RESET is inactive
THRES above upper referenceOUT LOW; DISCH conductingWhen trigger is above its reference
Both timing inputs between referencesRetain latch stateHysteresis prevents chatter in a clean RC cycle
Unused channelHold RESET LOW and define its inputsDo not assume floating pins are harmless

Input priority follows RESET, then trigger, then threshold.

Package and pin reference

NE556N · PDIP-14

ParameterValueConditions / notes
Pitch2.54 mmThrough-hole
Timer 1DISCH 1; THRES 2; CONT 3RESET 4; OUT 5; TRIG 6
Timer 2TRIG 8; OUT 9; RESET 10CONT 11; THRES 12; DISCH 13
Shared powerGND 7; VCC 14Never reuse the eight-pin NE555 numbering
OrientationTop viewPin-one mark and notch identify the numbering

Match the exact mechanical package before manufacturing a PCB.

Take it into ProTech

Find NE556 in the Components Library to place its schematic symbol and connect its pins.

Reference page · circuit simulation model not yet availableOpen ProTech

Component view