TC4420 Reference Tables, Pins & Specifications

Pin reference

Signal names, electrical functions and connection guidance

PDIP-8

Physical pin numbers8 pins

Scroll within the table to see all columns and rows.

TC4420 pin functions and connections
Signal	Type	Function & connection
VDD	Supply	Driver supply Connection guidance Join pin 8 to +12 V in the example; decouple locally.
INPUT	Input / control	Non-inverting logic input Connection guidance Apply 0–5 V PWM with a common ground; use a 10 kΩ pulldown.
NC	No connection	Unused contact Connection guidance Leave unconnected.
GND	Supply	Driver return Connection guidance Join pin 5 and the MOSFET source with a short return.
GND	Supply	Duplicated driver return Connection guidance Connect together with pin 4.
OUTPUT	Output	Gate-drive output Connection guidance Join pin 7; connect through 10 Ω to the MOSFET gate.
OUTPUT	Output	Duplicated gate-drive output Connection guidance Connect together with pin 6.
VDD	Supply	Duplicated supply Connection guidance Connect together with pin 1.

TC4420 C grade

Manufacturer-referenced values6 parameters

Scroll within the table to see all columns and rows.

Parameter	Value	Conditions / notes
Driver supply	4.5–18 V	Recommended operating range
Ambient	0–70°C	Selected CPA / COA
Guaranteed HIGH input	At least 2.4 V	DC characteristic
Guaranteed LOW input	At most 0.8 V	DC characteristic
Input current	−10 to +10 µA	0 V ≤ VIN ≤ VDD
Input-to-output function	Non-inverting	TC4429 is the inverting alternative

Keep the input defined during startup and supply transitions.

Manufacturer test conditions

Manufacturer-referenced values7 parameters

Scroll within the table to see all columns and rows.

Actual gate current is limited by driver resistance, external resistor, wiring and gate voltage.

12 V driver, 5 V logic

Manufacturer-referenced values7 parameters

Scroll within the table to see all columns and rows.

Parameter	Value	Conditions / notes
Supply contacts	VDD1 and VDD8 together	100 nF + 1 µF local bypass to GND4/5
Output contacts	OUTPUT6 and OUTPUT7 together	10 Ω series gate resistor
MOSFET source	GND	Use a suitable N-channel device and separate load-current routing
Gate pulldown	100 kΩ	Gate to source
Logic pulldown	10 kΩ	INPUT2 to GND
Example gate-charge budget	Qg = 20 nC, f = 20 kHz	Average charge current Qg × f = 0.4 mA
Gate-charge power	Qg × VDD × f = 4.8 mW	Illustrative, excludes driver static and crossover losses

Gate charge is a selected MOSFET parameter, not a TC4420 specification.

TC4420CPA · PDIP-8

Manufacturer-referenced values5 parameters

Scroll within the table to see all columns and rows.

Parameter	Value	Conditions / notes
Pitch	2.54 mm	Through-hole
Supply absolute maximum	20 V	Stress ceiling
Power at TA ≤70°C	730 mW PDIP; 470 mW SOIC	Derate and check actual mounting
Duplicate pins	All must be connected	Supply, ground and output pairs
Inductive load	Requires an appropriate flyback/clamp network	The shown teaching load is resistive

Do not route continuous load current through the driver output; it drives the gate.

Physical package contacts

Manufacturer-referenced values8 parameters

Scroll within the table to see all columns and rows.

Parameter	Value	Conditions / notes
1 · VDD	Driver supply	Join pin 8 to +12 V in the example; decouple locally.
2 · INPUT	Non-inverting logic input	Apply 0–5 V PWM with a common ground; use a 10 kΩ pulldown.
3 · NC	Unused contact	Leave unconnected.
4 · GND	Driver return	Join pin 5 and the MOSFET source with a short return.
5 · GND	Duplicated driver return	Connect together with pin 4.
6 · OUTPUT	Gate-drive output	Join pin 7; connect through 10 Ω to the MOSFET gate.
7 · OUTPUT	Duplicated gate-drive output	Connect together with pin 6.
8 · VDD	Duplicated supply	Connect together with pin 1.

Connect all supply and return contacts; leave only explicitly unused contacts open.