Skip to datasheet
Alternating-output PWM controller

SG3525A Reference Tables

Search the SG3525A pin reference and manufacturer-referenced specification tables.

Package view
Selected packagePDIP-16SG3525AN
Physical connections16 pinsPackage-specific numbering
Reference collection8 tables52 parameters & pin functions

Pin reference

Signal names, electrical functions and connection guidance

PDIP-16
Physical pin numbers16 pins

Scroll within the table to see all columns and rows.

SG3525A pin functions and connections
PinSignalTypeFunction & connection
INVInverting error inputA higher voltage than NI2 reduces the demand for output conduction.
Connection guidance

Connect to the midpoint of two 10 kΩ resistors from REF16 to GND in this pulse demonstration.

NINoninverting error inputA higher voltage than INV1 requests a longer pulse.
Connection guidance

Connect to REF16 for maximum pulse demand in the bench example.

The amplifier inputs are biased in the documented common-mode region, not left floating.

SYNCOscillator synchronization inputExternal positive clock pulses can synchronize the oscillator.
Connection guidance

Tie to GND when not using external synchronization.

OSC OUTOscillator clock outputClock at the oscillator rate, before alternating output steering.
Connection guidance

Leave open or use a high-impedance scope.

CTTiming capacitor nodeThe oscillator charges and discharges this external capacitor.
Connection guidance

Connect 10 nF to GND and RD = 100 Ω to DISCHARGE7.

RTTiming resistor nodeSets the oscillator charging current.
Connection guidance

Connect 10 kΩ to GND.

DISCHARGETiming discharge contactThe external resistance between this pin and CT sets extra discharge dead time.
Connection guidance

Connect 100 Ω between pins 7 and 5.

RD belongs between DISCHARGE and CT, not from pin 7 to ground.

SOFT STARTSoft-start capacitor nodeAn internal current charges the capacitor and gradually releases the pulse-width limit.
Connection guidance

Connect 1 µF to GND, positive at pin 8 if polarized.

Shutdown and undervoltage lockout discharge this capacitor.

COMPError-amplifier compensationError-amplifier output and PWM control node. External compensation shapes a real regulator loop.
Connection guidance

Leave externally unconnected for this fixed-demand scope example.

An external pull-down can suppress pulses; do not force a voltage against the amplifier output.

SHUTDOWNActive-HIGH shutdownA positive input turns both outputs off; a sustained command discharges soft start.
Connection guidance

Use 10 kΩ to GND and a normally open pushbutton to REF16.

Do not leave this pin floating.

OUT AFirst alternating outputTotem-pole output driven from VC13. LOW is the OFF state.
Connection guidance

Use a high-impedance scope and an optional 10 kΩ load to GND.

GNDCommon returnReturn for the control supply, reference, oscillator and output drivers.
Connection guidance

Join supply bypass and timing returns close to this pin.

VCOutput-driver supplySeparate supply for the two output stages.
Connection guidance

Connect to +12 V with local 100 nF bypass in the bench circuit.

It is a supply input, not a switch output.

OUT BSecond alternating outputReceives alternate oscillator cycles relative to OUT A. LOW is the OFF state.
Connection guidance

Use the second scope channel and an optional 10 kΩ load to GND.

VIControl supplyPowers the reference and internal control circuitry.
Connection guidance

Connect +12 V with 100 nF and local bulk decoupling.

VREF5.1 V referenceBias reference for low-current control networks.
Connection guidance

Bypass with 100 nF; feed NI2, the INV divider and the shutdown switch.

Use the SG3525A electrical table: initial output is specified 5.0–5.2 V.

PDIP-16 · Top view · Select a pin number to open its interactive pinout.

Recommended operating region

ST SG3525A

Manufacturer-referenced values7 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Control supply VI8–35 VPin 15
Driver supply VC4.5–35 VPin 13; separate driver supply
Ambient temperature0 to +70°CSG3525A; do not substitute SG2525A limits
Oscillator frequency100 Hz–400 kHzRecommended conditions table
Steady output load0–100 mA source or sinkPer output; thermal design still applies
Peak output load0–400 mAPeak operation only
Reference load0–20 mAExternal control bias

The operating table is used here; the front-page frequency headline is broader.

Oscillator and PWM

External components set the rate

Manufacturer-referenced values8 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
RT2–150 kΩPin 6 to GND
CT1–100 nFPin 5 to GND
RD0–500 ΩBetween pins 5 and 7
Frequency equationfOSC ≈ 1 / [CT × (0.7 RT + 3 RD)]First-order approximation
Output repetitionfA = fB = fOSC / 2Alternating cycles
Maximum duty per output45% minimum capability; 49% typicalManufacturer test setup
PWM zero-duty threshold0.7 V minimum; 0.9 V typicalControl threshold, not shutdown-pin threshold
PWM maximum-duty threshold3.3 V typical; 3.6 V maximumSpecified test conditions

Timing tolerances and propagation effects matter; calculated values are not measured guarantees.

Reference and amplifier

Keep bias within the valid region

Manufacturer-referenced values6 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Initial reference5.0–5.2 V; 5.1 V typicalSG3525A at TJ = 25°C
Total reference variation4.95–5.25 VSpecified line, load and temperature
Amplifier offset2 mV typical; 10 mV maximumSpecified test conditions
Open-loop gain75 dB typical; 60 dB minimumRL ≥ 10 MΩ
Common-mode test region1.5–5.2 VManufacturer rejection-ratio test
Example input biasINV ≈ 2.55 V; NI ≈ 5.1 VRequests maximum pulse width after soft start

Pin 9 is an amplifier output; external forcing must account for its internal drive.

Soft start and shutdown

Two ways to inhibit pulses

Manufacturer-referenced values7 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Soft-start charging current25–80 µA; 50 µA typicalVSD = 0 V, VSS = 0 V
Shutdown threshold0.6–1.0 V; 0.8 V typicalOutput shutdown test at TJ = 25°C
Shutdown input current0.4 mA typical; 1 mA maximumVSD = 2.5 V
Short shutdown pulseTerminates the current PWM pulseMay not substantially discharge CSS
Long shutdown commandDischarges CSSSoft start repeats after release
UVLO threshold6–8 V; 7 V typicalSpecified test with COMP and SS HIGH
Off stateOUT A = LOW; OUT B = LOWSG3525A logic

Keep shutdown defined. It is not a general-purpose power-stage fault detector without external sensing.

12 V scope circuit

No high-power switching stage

Manufacturer-referenced values10 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
VI15 and VC13+12 V100 nF at each rail plus local bulk bypass
GND12Common groundShort control and bypass returns
REF16100 nF bypassFeeds NI2, shutdown switch and divider
INV1REF / 2Two 10 kΩ divider resistors
NI2 / COMP9REF / no external connectionRequests full available PWM; soft start still limits startup
SYNC3 / OSC OUT4GND / openFree-running oscillator; optional clock probe
RT6 / CT510 kΩ / 10 nF to GNDRD = 100 Ω from CT5 to DISCHARGE7
SOFT START81 µF to GNDPositive at pin 8 if polarized
SHUTDOWN1010 kΩ to GNDNormally open pushbutton connects it to REF16
OUT A11 / OUT B14Separate high-impedance scope channelsOptional 10 kΩ load from each output to ground

Do not connect outputs together; their active intervals alternate.

Example readings

Nominal calculated values

Manufacturer-referenced values7 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Oscillator period10 nF × (0.7 × 10 kΩ + 3 × 100 Ω) = 73 µsFirst-order estimate
Oscillator frequencyApproximately 13.70 kHzInverse of 73 µs
Each output frequencyApproximately 6.85 kHzHalf the oscillator rate
Each output periodApproximately 146 µsAlternating cycle allocation
Divider load5.1 V / 20 kΩ = 0.255 mANominal reference
Soft-start slope50 µA / 1 µF = 50 V/sTypical initial slope
Soft-start voltage change1 V in about 20 msNot a guaranteed complete startup time

Real startup also depends on amplifier demand, capacitor tolerance, charging current and PWM thresholds.

Packages and stress limits

SG3525AN · PDIP-16

Manufacturer-referenced values7 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Through-holeSG3525AN · DIP162.54 mm lead pitch
Surface mountSG3525AP · narrow SO161.27 mm lead pitch
VI / VC absolute maximum40 VStress rating, not normal operating voltage
Output absolute maximum500 mADo not treat as a continuous drive rating
Reference absolute maximum50 mARecommended external load is lower
Storage temperature−65 to +150°CUnpowered
Logic-input absolute range−0.3 to +5.5 VDo not apply the 12 V rail to shutdown or sync

Footprints are editable starting land patterns; validate clearances and the purchased package before fabrication.

Read each value with its conditions

Typical values describe the stated test conditions. Absolute maximum ratings are stress limits, not operating targets.

STMicroelectronics · SG2525A / SG3525A · June 2000
Official PDF datasheet

Component view