Explore MCP2515 pins, signal names, electrical functions and connection guidance for each package.
Select a pin to explore its connection
Click a lead or use the arrow keys. Top view
Sends the CAN protocol engine’s dominant/recessive logic to a transceiver.
Connect to MCP2562 TXD pin 1.
This is not CANH or CANL; never connect directly to the cable.
Receives the bus state from the external transceiver.
Connect to MCP2562 RXD pin 4.
Outputs a divided oscillator clock or a selected start-of-frame indication.
Leave open when unused.
After reset the enabled clock defaults to FOSC / 8.
Active-LOW request for transmit buffer 0, or a general-purpose input according to TXRTSCTRL.
Leave unconnected when unused; its internal pull-up holds it HIGH.
Approximately 100 kΩ internal pull-up to VDD.
Active-LOW request for transmit buffer 1, or a general-purpose input according to TXRTSCTRL.
Leave unconnected when unused; its internal pull-up holds it HIGH.
Approximately 100 kΩ internal pull-up to VDD.
Active-LOW request for transmit buffer 2, or a general-purpose input according to TXRTSCTRL.
Leave unconnected when unused; its internal pull-up holds it HIGH.
Approximately 100 kΩ internal pull-up to VDD.
Feedback terminal for crystal/resonator operation.
Leave open in the external-clock example.
Accepts the clock used for CAN bit timing and internal operation.
Apply a 20 MHz, 0–5 V oscillator output with 45–55% duty cycle.
Ground for logic, clock and I/O.
Join the controller, oscillator and transceiver reference.
Configurable buffer-full indication or general-purpose output.
Leave open when using INT alone.
Configurable buffer-full indication or general-purpose output.
Leave open when using INT alone.
Signals enabled interrupt conditions; software must inspect and service their flags.
Connect to a compatible controller interrupt input.
Clocks commands and register data; SPI modes 0 and 3 are supported.
Connect controller SCK; use 1 MHz for the example.
Receives instruction, address and data from the controller.
Connect MOSI.
Returns register and buffer data; high impedance when CS is HIGH.
Connect MISO.
LOW starts an SPI instruction; return HIGH before the next instruction.
Connect a dedicated controller select and 10 kΩ pull-up to +5 V.
Initializes registers and enters Configuration mode.
Use a 10 kΩ pull-up and controller reset output; hold LOW at least 2 µs.
Allow oscillator startup before SPI access.
Powers the CAN controller and its I/O.
Use +5 V with 100 nF directly to VSS9.
Operating range 2.7–5.5 V; logic thresholds scale with supply.
BETA