Skip to datasheet
Phase-locked-loop tone decoder

LM567 Reference Tables

Search the LM567 pin reference and manufacturer-referenced specification tables.

Package view
Selected packagePDIP-8LM567CN/NOPB
Physical connections8 pinsPackage-specific numbering
Reference collection6 tables31 parameters & pin functions

Pin reference

Signal names, electrical functions and connection guidance

PDIP-8
Physical pin numbers8 pins

Scroll within the table to see all columns and rows.

LM567 pin functions and connections
PinSignalTypeFunction & connection
OF_CAPOutput filterSets output filtering and detection delay.
Connection guidance

Connect 2.2 µF to ground; positive end at pin 1.

Use C3 at least twice the loop-filter capacitor in the illustrated design.

LF_CAPLoop filterFilters the phase-locked-loop control signal.
Connection guidance

Connect 1 µF to ground; positive end at pin 2.

This capacitor affects capture bandwidth and response time.

INAnalog tone inputAccepts the tone to be detected.
Connection guidance

Feed the grounded signal generator through a 100 nF series capacitor.

Use 100 mV RMS near 909 Hz for this example, not a rail-level digital signal.

VCCPositive supplyPowers the decoder circuitry.
Connection guidance

Connect regulated +5 V, with 100 nF and 1 µF local bypass to ground.

T_RESTiming resistorOne side of the oscillator timing resistor.
Connection guidance

Connect R1 = 10 kΩ between pins 5 and 6.

The resistor goes between these pins, not from pin 5 to VCC.

T_CAPTiming capacitorOscillator timing node.
Connection guidance

Connect C1 = 100 nF to ground, and the other end of R1 from pin 5.

Use stable timing parts and short traces.

GNDGround returnCommon supply and signal return.
Connection guidance

Join supply negative, filter returns and signal-generator ground.

OUTOpen-collector outputSinks current when a sufficient signal is detected in the passband.
Connection guidance

Add a 10 kΩ pull-up to +5 V and read with a high-impedance meter.

LOW means detected. Without the pull-up, the released output is not driven HIGH.

PDIP-8 · Top view · Select a pin number to open its interactive pinout.

Supply and signal reference

LM567C · 5 V / 25°C electrical tests

Manufacturer-referenced values6 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Operating supply3.5–8.5 VRecommended operating table; use 5 V for the example
Selected ambient0 to +70°CCN / CM ordering options
Quiescent supply current7 mA typical; 10 mA maximumRL = 20 kΩ
Activated supply current12 mA typical; 15 mA maximumRL = 20 kΩ
Input resistance15 kΩ minimum; 20 kΩ typicalTone input pin 3
Smallest detected input20 mV RMS typical; 25 mV RMS maximumInput at center frequency; manufacturer IL = 100 mA condition

Detection depends on frequency, amplitude, filtering and the manufacturer test conditions.

Timing and selectivity

External components define the application

Manufacturer-referenced values6 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Approximate center frequency1 / (1.1 × R1 × C1)R in ohms; C in farads; result in hertz
Timing resistorPins 5 to 610 kΩ in the example
Timing capacitorPin 6 to ground100 nF in the example
Highest center frequency100 kHz minimum; 500 kHz typical500 kHz is not a guaranteed limit for every unit
Largest detection bandwidth14% typical; 10–18% limitsMaximum-setting test; not the width of every filter network
Fastest on/off cyclingf₀ / 20 typicalReference condition, not instantaneous detection

R/C tolerance shifts the center; filter values and signal amplitude determine the usable detection band.

Open-collector output

Pin 8 sinks current on detection

Manufacturer-referenced values6 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Output LOW at 30 mA0.2 V typical; 0.4 V maximum25 mV test input
Output LOW at 100 mA0.6 V typical; 1.0 V maximum25 mV test input
Output leakage0.01 µA typical; 25 µA maximumOutput at 15 V
Output rise / fall time150 ns / 30 ns typicalElectrical test circuit
Example pull-up10 kΩ to +5 VLess than 0.5 mA when LOW
Released outputHIGH through the pull-upThe IC does not actively source that HIGH voltage

Large sink currents increase power dissipation; the lightly loaded example avoids that condition.

909 Hz detector example

Grounded signal generator and regulated 5 V

Manufacturer-referenced values7 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Input tone100 mV RMS near 909 HzAC-coupled through 100 nF to pin 3
R1 / C110 kΩ / 100 nFR1: 5–6; C1: 6–ground
C2 loop filter1 µFPin 2 to ground; positive at the pin
C3 output filter2.2 µFPin 1 to ground; at least 2 × C2
Supply bypass100 nF + 1 µFAcross pins 4 and 7, near the package
Output readingLOW after detection settlesHigh-impedance meter on pin 8
Nominal arithmetic909.1 Hz1 / (1.1 × 10000 × 100 × 10⁻⁹)

This is an illustrative tuned detector, not a specified instrument. Sweep and calibrate the assembled circuit.

Package and stress limits

LM567CN/NOPB · PDIP-8

Manufacturer-referenced values6 parameters

Scroll within the table to see all columns and rows.

ParameterValueConditions / notes
Pitch / mounting2.54 mmThrough-hole
Package numbering8 physical pinsTop view; counterclockwise from the marker
Supply stress limit9 V absolute maximumDo not confuse with 8.5 V recommended maximum
Output stress limit15 V at pin 8External collector voltage; observe dissipation
Storage−65 to +150°CUnpowered
LayoutShort timing and filter returnsSeparate output-load currents from the sensitive input path

Absolute ratings are stress boundaries. The downloadable land pattern must be checked against the chosen assembly process.

Read each value with its conditions

Typical values describe the stated test conditions. Absolute maximum ratings are stress limits, not operating targets.

Texas Instruments · SNOSBQ4F · January 2022
Official PDF datasheet

Component view