FPGa Projects DISCUSSION

Real data type increment by fraction in VHDL

Started by syedzainnasir Real data type increment by fraction in VHDL
0 replies 248 views 1 participants
Latest activity · 08 Mar 2017

Real data type increment by fraction in VHDL

syedzainnasir FPGa Projects Forum
#1
Hi,

I am trying to increment real data by 0.03 in LOOP.Not able to see exact values.

angle <= angle + 0.03;

when angle is real data type.

in simulation I am seeing 0.02999999,0.059999999998,0.0899999999997,0.12.... .....


Thanks

Community replies 0

Be the first to help

There are no replies yet.

TEP COMMUNITY