EN / USD
18 Items
 Home
Blog
Half Adder through XOR with AND Gate in Proteus ISIS
Adder, Half Adders, Half adders in proteus, half adder through XOR and AND Gate
Hello Pupils! I welcome you to The Engineering Projects. I hope you are having a good day. In our previous lectures, we simulated almost all the DLD Logic Gates i.e. AND, OR, NOT, NOR, NAND, XOR and XNOR. I hope now you must have a complete understanding of the logic gates and their working. Now, it's time to have a look at the reason for inventing these logic gates. These DLD logic gates are used to design different numerical modules i.e. adder, subtracter, multiplexer, de-multiplexer, encoder, decoder etc. These arithmetic modules are normally used in electronic products i.e. a simple microcontroller has numerous adders/subtractors for properly calling the registers' addresses. So, from today onward, we are going to discuss these applications of logic gates one by one. Today, we wi ...
Blog
Implementation of SR Flip Flops in Proteus
Flip Flop, SR Flip Flop, Active High SR Flip Flop, Active Low SR Flip Flop, Flip Flop In Proteus, SR Flip Flop in Proteus
Hello Learners! welcome from the team of The Engineering Projects. We hope you are having a productive day. We are working on a series of Blogs based upon the core knowledge about Digital Logic Gates and Circuits. In this tutorial, we'll know about the SR Flip Flops and after brief introduction we will simulate SR Flip Flops in Proteus. Let's have a glimpse on the topics of today: What are Flip Flops? What are the types of Flip Flop? How does we design the Truth Table of SR Flip Flops? What are further classes of SR Flip Flips? Implementation of SR Flip Flops in Proteus. Flip Flops Flip Flops are extremely important Circuits of Digital Logic Design. We Introduce the Flip Flops as: "Flip Flops are type of sequential Logic Circuit that co ...
Blog
2-Bit Full Adder using Logic Gates in Proteus
Full Adder, Full Adder in proteus, proteus implementation of full adders, adders
Hello Learners! I hope you are doing great. Welcome to The Engineering Projects. In our previous lecture, we discussed How to design Half Adder with Universal Gates. In today's tutorial, we are going to design Full Adder with Logical Gates. In today's tutorial, we will learn the complete information about: What is Adder? What is Full Adder? How is the Truth Table of Full Adder? How can we design Full Adder in Proteus ISIS? What are the uses of Full Adder? What is Adder? Recalling from our previous lectures:The Adders are simple Logical Circuits that take the bits in as the input, sum the bits together and generate the sum and the carry at the output.Adders are present in computer architecture, mainly to control the ...
Blog
Master Slave JK Flip Flops in Proteus ISIS
Master Slave JK Flip Flop, Flip Flop, JK Flip Flop, Master Slave in Proteus, JK Flip Flop in Proteus.
Hey pals! I wish you are doing great. Welcome to a new lesson about the Digital Logic Circuits in The Engineering Projects. In the past tutorials, we Designed the Basic JK Flip Flop. Today, we'll talk about the following Points: What are JK Flip Flops? What are the Master Slave Flip Flops? How does the Circuit of Master Slave Flip Flop looks? How types of JK Flip Flop different from each other? How does the simulation of Master JK Flip Flip take place in Proteus ISIS? Moreover, we'll also learn some key concepts in DID YOU KNOW portions. Yet Let's recall some points about the topic.  Flip Flops are the building block of a huge number of electronic systems and devices. A Flip Flop is a Digital circuit that can take the bits as input, wor ...
Blog
NAND as Universal Gate in Proteus
Universal Gtaes, universal gates in Proteus, NAND Gate, NOR Gate, Proteus Implelentation of gates, Logic Gates.
Hello Learners! Welcome to The Engineering Projects. In the previous tutorial, we discussed the first universal gate i.e. NOR Gate and simulated it in Proteus. Today, we are going to focus on the second universal gate i.e. NAND Gate. We will also derive basic logic gates from the NAND gate, to prove its universality. Today, we'll seek the answers to the following questions: What is a NAND Gate?What is a Universal Gate? NAND as a Universal Gate. NAND Gate as Universal Gate in Proteus ISIS. Let's get started: What is a NAND Gate? A NAND Gate is designed by inverting the output of AND Gate and thus it gives a LOW output when all of its inputs are HIGH, otherwise, it's HGIH.In order to design a NAND gate, simply place a NOT gate in ...
Blog
NOR as Universal Gate in Proteus ISIS
Logic Gates, NOR Gate, Universal Gate, NOR as universal Gate, Proteus and Gates, Implementation of NOR Gate in Proteus, Proteus Circuit Gates.
Hi Mentees! I hope you all are having a Productive Day. In our previous lecture, we discussed the DLD Basic Logic Gates and simulated them in Proteus. Today, we are going to use these standard logic gates and will design another logic gate named NOR Gate and will also simulate it in Proteus. In this tutorial, we'll learn the following concepts: What is a NOR Gate?Why NOR is called Universal Gate? How to derive other Gates through NOR Gate? Advantages of NOR Gate. Let's begin the exploration: What is a NOR Gate?"NOR gate is designed by inverting the output of an OR Gate, so it gives a HIGH output, only when all the inputs are LOW."In simple words, a NOR Gate has an OR Gate followed by the NOT Gate, as shown in the below figure: ...
Blog
XOR Gate with Truth Table in Proteus
xor gate, exclusive or gate, exclusive gates in proteus, proteus implementation of xor gate
Hey pals, we hope you are doing well. In our previous lecture, we discussed the basic DLD Basic Logic Gates and simulated in Proteus. Today, we are going to discuss another logic gate called Exclusive OR Gate(XOR Gate). We will also design the XOR Gate in Proteus using the basic logic gates(i.e. AND, OR and NOT), discussed in the previous lecture. In today's tutorial, we are going to focus on: What are Exclusive OR Gates Experimental Proof in Proteus ISIS. How Truth Table of Exclusive OR Gate is designed. How is its Timing Diagram? Circuit of Exclusive OR Gate in Proteus Simulation Applications of Exclusive OR Gates Exclusive OR Gate(XOR Gate) In the Exclusive OR Gate(XOR Gate), the output will be HIGH(1), only if the odd no. of inputs is HIGH(1) and at least one o ...
Blog
Half Subtractor in Proteus ISIS
Half Subtractor, Half Subtractors through three Gate, Half Subtractors through NAND Gates, Half Subtractor in Proteus, Proteus Simulation of Half Subtractor.
Hey Pals! We hope you are doing Great. Today, we are going to design another application of DLD Logical Gates i.e. Half Subtractor. In our previous lectures, we covered Adders in detail, where we studied both Half Adders & Full Adders. Now its time to discuss its reciprocal i.e. Subtractors. In this session, we'll seek the answers to the following topics: What is Half Subtractor? Working Principle of Half Subtractor. Truth-table of Half Subtractor. Simulation of Half Subtractor in Proteus using three Logic Gates. Designing of Half Subtractor with NOR gate. So, let's get started: What is Subtractor?The functionality of Subtractors is exactly the opposite of Adders(we discussed in previous lectures) and defined as:A Subtractor is a simple DLD Electronic circuit, d ...
Blog
What are Digital Latches? | SR-Latches | D-Latches
Latches, SR Latches, Jk latches , D latches, T Latches, Latches in Proteus
Hi mentees, we are here with a new tutorial. I hope you all are fine. So far, we have been designing combinational circuits i.e. Adder, Subtractor, Multiplexer etc. using logic gates. But from today onward, we will design sequential circuits using logic gates i.e. Latches, Flip Flops etc. Let's quickly recall what's the difference between combinational & Sequential Circuits: Combinational Circuits: Combinational circuits only use the current state of the input values to generate the output.Examples of DLD Combinational Circuits are: Adders, Subtractors, Multiplexers etc. Sequential Circuits Sequential Circuits use both the current & previous states of the inputs to generate the output.Examples of DLD Sequential Circuits are: Latches, Flip Flops, Timers, Counters etc. Digital M ...
Blog
Traffic Light Simulation with D Flip Flop in Proteus
Traffic Lights simulation, D Flip Flop Project, Proteus circuit, Traffic light signal circuit, simulation of traffic Light signal using D Flip Flop.
Hi Mentees! we hope you are doing great. Welcome to a super easy yet useful project based upon the simulation in Proteus. We are working on the Traffic Lights project that will work with the help of D Flip Flop. In this simple tutorial, you will be aware of the following concepts: What are the Traffic Lights using D Flip Flop? What is the role of D Flip Flop? How does the circuit of D Flip Flop work in the Traffic Lights? How can you simulate the circuit of Traffic Lights with D Flip Flop in Proteus? In addition, you will find some important information about the Traffic Lights circuit in the DID YOU KNOW Sections. Let's start learning. Traffic Lights with D Flip Flop Who is not aware of the traffic lights? we all observe and use the Traf ...